{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:11:27Z","timestamp":1725423087442},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/asap.2008.4580170","type":"proceedings-article","created":{"date-parts":[[2008,8,4]],"date-time":"2008-08-04T11:35:12Z","timestamp":1217849712000},"page":"150-155","source":"Crossref","is-referenced-by-count":0,"title":["Operation shuffling over cycle boundaries for low energy L0 clustering"],"prefix":"10.1109","author":[{"family":"Yuki Kobayashi","sequence":"first","affiliation":[]},{"given":"Murali","family":"Jayapala","sequence":"additional","affiliation":[]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[]},{"family":"Masaharu Imai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012747"},{"key":"2","first-page":"26","article-title":"a power modeling and estimation framework for vliw-based embedded systems","author":"benini","year":"2001","journal-title":"Proc IEEE Int'l Workshop on Power And Timing Modeling Optimization and Simulation (PATMOS)"},{"year":"0","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/92.645068"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.2.604"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.92"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/54.844333"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77560-7_14"},{"key":"8","first-page":"267","article-title":"instruction fetch energy reduction using loop caches for embedded applications with small tight loops","author":"lee","year":"1999","journal-title":"Proc Int Symp Low Power Electronics and Design (ISLPED)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/314403.314419"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337708"}],"event":{"name":"2008 International Conference on Application-Specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2008,7,2]]},"location":"Leuven, Belgium","end":{"date-parts":[[2008,7,4]]}},"container-title":["2008 International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4569858\/4580144\/04580170.pdf?arnumber=4580170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T10:39:47Z","timestamp":1489660787000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4580170\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/asap.2008.4580170","relation":{},"subject":[],"published":{"date-parts":[[2008,7]]}}}