{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:08:50Z","timestamp":1725566930104},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/apccas.2012.6419124","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T22:53:42Z","timestamp":1359586422000},"page":"671-674","source":"Crossref","is-referenced-by-count":3,"title":["Multi-bit sigma-delta TDC architecture with self-calibration"],"prefix":"10.1109","author":[{"given":"Satoshi","family":"Uemori","sequence":"first","affiliation":[]},{"given":"Masamichi","family":"Ishii","sequence":"additional","affiliation":[]},{"given":"Haruo","family":"Kobayashi","sequence":"additional","affiliation":[]},{"given":"Yuta","family":"Doi","sequence":"additional","affiliation":[]},{"given":"Osamu","family":"Kobayashi","sequence":"additional","affiliation":[]},{"given":"Tatsuji","family":"Matsuura","sequence":"additional","affiliation":[]},{"given":"Kiichi","family":"Niitsu","sequence":"additional","affiliation":[]},{"given":"Yuta","family":"Arakawa","sequence":"additional","affiliation":[]},{"given":"Daiki","family":"Hirabayashi","sequence":"additional","affiliation":[]},{"given":"Yuji","family":"Yano","sequence":"additional","affiliation":[]},{"given":"Tatsuhiro","family":"Gake","sequence":"additional","affiliation":[]},{"given":"Nobukazu","family":"Takai","sequence":"additional","affiliation":[]},{"given":"Takahiro J.","family":"Yamaguchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"A 2 ghz fractional-n digital pll with 1b noise shaping-tdc","author":"jee","year":"2011","journal-title":"IEEE VLSI Circuit Symp"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/APCCAS.2010.5774740"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/ISSCC.2011.5746402"},{"year":"2010","author":"moreira","journal-title":"An Engineer's Guide to Automated Testing of High-Speed Interfaces","key":"1"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/IMS3TW.2012.23"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/CICC.2010.5617611"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ISSCC.2011.5746406"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/CICC.2010.5617612"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/CICC.2002.1012794"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/9780470546772"}],"event":{"name":"APCCAS 2012-2012 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2012,12,2]]},"location":"Kaohsiung, Taiwan","end":{"date-parts":[[2012,12,5]]}},"container-title":["2012 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6412846\/6418954\/06419124.pdf?arnumber=6419124","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T20:15:11Z","timestamp":1490127311000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6419124\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/apccas.2012.6419124","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}