{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T15:02:07Z","timestamp":1776783727757,"version":"3.51.2"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["287022738-TRR196"],"award-info":[{"award-number":["287022738-TRR196"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Publication Fund of the TU Dresden"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3015706","type":"journal-article","created":{"date-parts":[[2020,8,11]],"date-time":"2020-08-11T21:48:59Z","timestamp":1597182539000},"page":"148812-148826","source":"Crossref","is-referenced-by-count":31,"title":["Towards a Modular RISC-V Based Many-Core Architecture for FPGA Accelerators"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7446-7741","authenticated-orcid":false,"given":"Ahmed","family":"Kamaleldin","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0021-1468","authenticated-orcid":false,"given":"Salma","family":"Hesham","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2571-8441","authenticated-orcid":false,"given":"Diana","family":"Gohringer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1049","article-title":"ESP4ML: Platform-based design of systems-on-chip for embedded machine learning","author":"giri","year":"2020","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/computers7020027"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102908"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PDP2018.2018.00103"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-019-09223-4"},{"key":"ref15","first-page":"71","article-title":"A many-core overlay for high-performance embedded computing on FPGAs","author":"vestias","year":"2014","journal-title":"Proc 1st Int Workshop FPGAs Softw Program (FSP)"},{"key":"ref16","first-page":"539","article-title":"A many-core co-processor for embedded parallel computing on FPGA","author":"jos\u00e9","year":"2015","journal-title":"Proc Euromicro Conf Digit Syst Design"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.12"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996145"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2785799"},{"key":"ref28","year":"2020","journal-title":"ESP The Open-Source SoC Platform"},{"key":"ref4","first-page":"29","article-title":"The CoreVA-MPSoC: A multiprocessor platform for software-defined radio","author":"gregor","year":"2017","journal-title":"Computing Platforms for Software-Defined Radio"},{"key":"ref27","year":"2020","journal-title":"PULP RISC-V GNU Compiler Toolchain"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49679-5_6"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062188"},{"key":"ref8","first-page":"1","article-title":"OpenPitonAriane: The first open-source, SMP Linux-booting RISC-V system scaling from one to many cores","author":"balkind","year":"2019","journal-title":"Proc 3rd Workshop Comput Archit Res RISC-V (CARRV)"},{"key":"ref7","first-page":"1","article-title":"HERO: Heterogeneous embedded research platform for exploring RISC-V manycore accelerators on FPGA","author":"kurth","year":"2017","journal-title":"Proc 1st Workshop Comput Archit Res RISC-V (CARRV)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920308"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905018"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0059-3"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176639"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670342"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2014.7094761"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.87"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2019.00017"},{"key":"ref25","author":"traber","year":"2019","journal-title":"The RI5CY User Manual"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09164948.pdf?arnumber=9164948","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:06Z","timestamp":1639770906000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9164948\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3015706","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}