{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:00:06Z","timestamp":1759147206938},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1994,12,1]],"date-time":"1994-12-01T00:00:00Z","timestamp":786240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[1994,12]]},"DOI":"10.1109\/92.335010","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T19:45:59Z","timestamp":1030218359000},"page":"408-425","source":"Crossref","is-referenced-by-count":91,"title":["Simultaneous driver and wire sizing for performance and power optimization"],"prefix":"10.1109","volume":"2","author":[{"given":"J.","family":"Cong","sequence":"first","affiliation":[]},{"family":"Cheng-Kok Koh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.335010"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"606","DOI":"10.1145\/157485.165065","article-title":"performance-driven interconnect design based on distributed rc delay model","author":"cong","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580152"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408838"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1145\/157485.164658","article-title":"performance-driven steiner tree algorithms for global routing","author":"hong","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref17","first-page":"106","article-title":"An optimized output stage for MOS integrated circuits","volume":"sc 10","author":"lin","year":"1975","journal-title":"IEEE J Solid-State Circ"},{"key":"ref18","year":"0","journal-title":"MCNC Designers' Manual"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585850"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"381","DOI":"10.1145\/196244.196428","article-title":"rectilinear steiner trees with minimum elmore delay","author":"boese","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1145\/157485.164662","article-title":"high-performance routing trees with identified critical sinks","author":"boese","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1991.139875"},{"key":"ref5","first-page":"66","article-title":"System-wide energy optimization in the MCM environment","author":"burr","year":"1991","journal-title":"Proc IEEE MCM Conf"},{"key":"ref8","first-page":"81","article-title":"Wiresizing with driver sizing for performance and power optimization","author":"cong","year":"1994","journal-title":"1994 int Workshop Low Power Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.137519"},{"key":"ref2","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1993.394112"},{"key":"ref9","author":"cong","year":"1994","journal-title":"Simultaneous Driver and Wire Sizing for Performance and Power Optimization"},{"key":"ref13a","doi-asserted-by":"publisher","DOI":"10.1109\/43.365123"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"387","DOI":"10.1145\/196244.196430","article-title":"rc interconnect optimization under the elmore delay model","author":"sapatnekar","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref13b","year":"1993","journal-title":"UCLA Computer Science Dept Tech Rep"},{"key":"ref21","first-page":"229","author":"weste","year":"1993","journal-title":"Principles of CMOS VLSI Design A Systems Perspective"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/92\/7882\/00335010.pdf?arnumber=335010","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:17:26Z","timestamp":1638217046000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/335010\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,12]]},"references-count":22,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/92.335010","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[1994,12]]}}}