{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:18:09Z","timestamp":1694625489263},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[1993,6,1]],"date-time":"1993-06-01T00:00:00Z","timestamp":738892800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[1993,6]]},"DOI":"10.1109\/54.211523","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T18:32:16Z","timestamp":1030213936000},"page":"6-12","source":"Crossref","is-referenced-by-count":0,"title":["Highly reliable testing of ULSI memories with on-chip voltage-down converters"],"prefix":"10.1109","volume":"10","author":[{"given":"M.","family":"Tsukude","sequence":"first","affiliation":[]},{"given":"K.","family":"Arimoto","sequence":"additional","affiliation":[]},{"given":"H.","family":"Hidaka","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Konishi","sequence":"additional","affiliation":[]},{"given":"M.","family":"Hayashikoshi","sequence":"additional","affiliation":[]},{"given":"K.","family":"Suma","sequence":"additional","affiliation":[]},{"given":"K.","family":"Fujishima","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052744"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.5934"},{"key":"ref6","first-page":"21","article-title":"A 34ns 16-Mb DRAM with Controllable Voltage Down Converter","author":"arimoto","year":"1991","journal-title":"Proc European Solid-State Circuits Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572578"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1991.760111"},{"key":"ref7","author":"gray","year":"1984","journal-title":"Analysis and Design of Analog Integrated Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1989.48276"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1988.663714"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/54\/5518\/00211523.pdf?arnumber=211523","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:09:12Z","timestamp":1638216552000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/211523\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,6]]},"references-count":8,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/54.211523","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[1993,6]]}}}