{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:23:23Z","timestamp":1742394203878},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1997,5,1]],"date-time":"1997-05-01T00:00:00Z","timestamp":862444800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Softw."],"published-print":{"date-parts":[[1997,5]]},"DOI":"10.1109\/52.589244","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T18:32:16Z","timestamp":1030213936000},"page":"90-101","source":"Crossref","is-referenced-by-count":11,"title":["Classifying software-based cache coherence solutions"],"prefix":"10.1109","volume":"14","author":[{"given":"I.","family":"Tartalja","sequence":"first","affiliation":[]},{"given":"V.","family":"Milutinovic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"bibs309010","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676201"},{"key":"bibs309014","first-page":"764","article-title":"the ibm research parallel processor prototype (rp3): introduction and architecture","author":"pfister","year":"0","journal-title":"Proc Int Conf Parallel Processing"},{"key":"bibs309013","first-page":"782","article-title":"rp3 processor-memory element","author":"brantley","year":"1985","journal-title":"Proc Int l Conf Parallel Processing"},{"key":"bibs309030","first-page":"305","article-title":"a performance comparison of directory-based and timestamp-based cache coherence schemes","volume":"1","author":"min","year":"1990","journal-title":"Proc Int l Conf Parallel Processing"},{"key":"bibs309012","author":"mcauliffe","year":"1986","journal-title":"Analysis of Cache Memories in Highly Parallel Systems"},{"key":"bibs309011","doi-asserted-by":"publisher","DOI":"10.1145\/327070.327143"},{"key":"bibs30901A","first-page":"1029","article-title":"a compiler-assisted cache coherence solution for multiprocessors","author":"veidenbaum","year":"1986","journal-title":"Proc Int l Conf Parallel Processing"},{"key":"bibs309017","author":"lee","year":"1987","journal-title":"The Effectiveness of Caches and Data Prefetch Buffers in Large-Scale Shared Memory Multiprocessors"},{"key":"bibs309018","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5240"},{"key":"bibs309015","first-page":"1029","article-title":"a compiler-assisted cache coherence solution for multiprocessors","author":"veidenbaum","year":"1986","journal-title":"Proc Int l Conf Parallel Processing"},{"key":"bibs309016","doi-asserted-by":"publisher","DOI":"10.1145\/30350.30379"},{"key":"bibs309019","first-page":"229","article-title":"automatic management of programmable caches","author":"cytron","year":"1988","journal-title":"Proc Int l Conf Parallel Processing"},{"key":"bibs309023","first-page":"20","article-title":"a generational algorithm to multiprocessor cache coherence","author":"chiuch","year":"1993","journal-title":"Proc Int l Conf Parallel Processing"},{"key":"bibs309022","first-page":"139","article-title":"life span strategya compiler-based approach to cache coherence","author":"cheong","year":"1992","journal-title":"Proc Int l Conf Supercomputing"},{"key":"bibs309025","first-page":"142","article-title":"cpu cache consistency with software support and using one time identifiers","author":"smith","year":"1985","journal-title":"Proc Pacific Computer Comm Symp"},{"key":"bibs309024","doi-asserted-by":"publisher","DOI":"10.1145\/169627.169821"},{"key":"bibs309021","doi-asserted-by":"publisher","DOI":"10.1109\/71.113080"},{"key":"bibs309020","doi-asserted-by":"publisher","DOI":"10.1145\/318789.318824"},{"key":"bibs30903","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1991.1021622"},{"key":"bibs30902","author":"tartalja","year":"1996","journal-title":"The Cache Coherence Problem in Shared-Memory Multiprocessors Software Solutions"},{"key":"bibs30901","year":"1993","journal-title":"The Cache Coherence Problem in Shared-Memory Multiprocessors Hardware Solutions"},{"key":"bibs30907","doi-asserted-by":"publisher","DOI":"10.1145\/1480083.1480098"},{"key":"bibs30906","first-page":"69","article-title":"a compiler algorithm that reduces read latency in ownership-based cache coherence protocols","author":"skepstedt","year":"1995","journal-title":"Proc Int l Conf Parallel Architectures and Compilation Techniques"},{"key":"bibs30905","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675013"},{"key":"bibs30904","doi-asserted-by":"publisher","DOI":"10.1109\/71.113080"},{"key":"bibs309026","doi-asserted-by":"publisher","DOI":"10.1145\/17356.17399"},{"key":"bibs309027","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1992.183195"},{"key":"bibs309028","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134515"},{"key":"bibs30909","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1145\/1067649.801711","article-title":"the nyu ultracomputerdesigning a mimd, shared-memory parallel machine (extended abstract)","author":"gottlieb","year":"1982","journal-title":"Proc Int l Symp Computer Architecture"},{"key":"bibs309029","first-page":"63","article-title":"distributed shared memory: concepts and systems","year":"1996","journal-title":"IEEE Parallel and Distributed Technology"},{"key":"bibs30908","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68204"}],"container-title":["IEEE Software"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/52\/12938\/00589244.pdf?arnumber=589244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:08:49Z","timestamp":1638216529000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/589244\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,5]]},"references-count":31,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/52.589244","relation":{},"ISSN":["0740-7459"],"issn-type":[{"value":"0740-7459","type":"print"}],"subject":[],"published":{"date-parts":[[1997,5]]}}}