{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T08:39:25Z","timestamp":1762504765981},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1998]]},"DOI":"10.1109\/43.673629","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T17:57:42Z","timestamp":1030211862000},"page":"14-23","source":"Crossref","is-referenced-by-count":18,"title":["C5M-a control-logic layout synthesis system for high-performance microprocessors"],"prefix":"10.1109","volume":"17","author":[{"given":"J.L.","family":"Burns","sequence":"first","affiliation":[]},{"given":"J.A.","family":"Feldman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"burns","year":"1990","journal-title":"Techniques for IC symbolic layout and compaction"},{"key":"ref11","first-page":"234","article-title":"a graph-based delay budgeting algorithm for large-scale timing-driven placement problems","author":"tellez","year":"1996","journal-title":"Proc 5th ACM\/SIGDA Physical Design Workshop"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1994.630019"},{"key":"ref13","author":"weste","year":"1993","journal-title":"Principles of CMOS VLSI Design A Systems Perspective"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675787"},{"key":"ref15","author":"kamesam","year":"1993","journal-title":"Practical methods for large scale quadratic optimization"},{"key":"ref16","year":"0","journal-title":"ChipBench ChipPlace User s Guide"},{"key":"ref17","first-page":"220","year":"0","journal-title":"ChipBench LGWire (Wiring Toolkit) User s Guide"},{"key":"ref19","year":"0","journal-title":"Internal IBM communication"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.31531"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270322"},{"key":"ref6","first-page":"180","article-title":"mlg—a case for virtual grid symbolic layout without compaction","author":"nair","year":"1987","journal-title":"IEEE Int Conf Computer Aided Design"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-322-92106-2","author":"lengauer","year":"1990","journal-title":"Combinatorial Algorithms for Integrated Circuit Layout"},{"key":"ref8","year":"1994","journal-title":"Corporate Compactor User s Guide"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585634"},{"key":"ref2","author":"feldman","year":"1997","journal-title":"Net assignment and image definition for optimal CMOS cell layout"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585319"},{"key":"ref9","author":"hsueh","year":"1979","journal-title":"Symbolic layout and compaction of integrated circuits"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/43\/14803\/00673629.pdf?arnumber=673629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:07:26Z","timestamp":1638216446000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/673629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"references-count":18,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/43.673629","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1998]]}}}