{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:00:58Z","timestamp":1759147258618},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[1992,1,1]],"date-time":"1992-01-01T00:00:00Z","timestamp":694224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1992]]},"DOI":"10.1109\/43.177407","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T17:57:42Z","timestamp":1030211862000},"page":"1450-1458","source":"Crossref","is-referenced-by-count":80,"title":["Electrical analysis and modeling of floating-gate fault"],"prefix":"10.1109","volume":"11","author":[{"given":"M.","family":"Renovell","sequence":"first","affiliation":[]},{"given":"G.N.","family":"Cambon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"58","article-title":"Testing CMOS: A challenge","author":"baschiera","year":"1984","journal-title":"VLSI Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1978.tb02106.x"},{"key":"ref10","author":"glaser","year":"1979","journal-title":"Integrated Circuit Engineering"},{"key":"ref6","author":"renovell","year":"1986","journal-title":"Contribution to the test of integrated circuits"},{"key":"ref11","author":"weste","year":"1985","journal-title":"Principles of CMOS VLSI Design A System Perspective"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675614"},{"key":"ref12","first-page":"143","article-title":"Fault modelling of gate oxide short, floating gate and bridging failures in CMOS circuits","author":"champac","year":"1991","journal-title":"Proc 2nd European Test Conf"},{"key":"ref8","article-title":"Layout dependent fault modelisation methodology: Floating gate transistor","author":"elleuch","year":"1988","journal-title":"ICM'88 Int Conf on Microelectronics"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:19860106"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264376"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122525"},{"key":"ref1","first-page":"378","article-title":"VLSI?The Inadequacy of the stuck-at fault model","author":"nickel","year":"1980","journal-title":"Proc IEEE Test Conf"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/43\/4479\/00177407.pdf?arnumber=177407","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:11:01Z","timestamp":1638216661000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/177407\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992]]},"references-count":12,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/43.177407","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1992]]}}}