{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:26:14Z","timestamp":1761647174607},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1992,3,1]],"date-time":"1992-03-01T00:00:00Z","timestamp":699408000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1992,3]]},"DOI":"10.1109\/43.124427","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T17:57:42Z","timestamp":1030211862000},"page":"404-407","source":"Crossref","is-referenced-by-count":17,"title":["Dynamic redundancy identification in automatic test generation"],"prefix":"10.1109","volume":"11","author":[{"given":"M.","family":"Abramovici","sequence":"first","affiliation":[]},{"given":"D.T.","family":"Miller","sequence":"additional","affiliation":[]},{"given":"R.K.","family":"Roy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"abramovici","year":"1990","journal-title":"Digital Systems Testing and Testable Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1984.5005582"},{"key":"ref12","article-title":"Neutral netlist of ten combinational benchmark circuits and a target translator in FORTRAN","author":"brglez","year":"1985","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1986.294975"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676174"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref8","first-page":"397","article-title":"VICTOR: A fast VLSI testability analysis program","author":"ratiu","year":"1982","journal-title":"Proc 1982 Int Test Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676139"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1988.5293"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224205"},{"key":"ref9","first-page":"290","article-title":"Identification of undetectable faults in combinational circuits","author":"menon","year":"1989","journal-title":"Proc Int Conf Computer Design"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/43\/3510\/00124427.pdf?arnumber=124427","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:10:55Z","timestamp":1638216655000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/124427\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,3]]},"references-count":13,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/43.124427","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1992,3]]}}}