{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T04:19:45Z","timestamp":1742617185954,"version":"3.40.2"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2001,1,1]],"date-time":"2001-01-01T00:00:00Z","timestamp":978307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2001]]},"DOI":"10.1109\/4.896228","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T18:17:23Z","timestamp":1030213043000},"page":"46-54","source":"Crossref","is-referenced-by-count":2,"title":["Design methodology of embedded DRAM with virtual-socket architecture"],"prefix":"10.1109","volume":"36","author":[{"given":"T.","family":"Yamauchi","sequence":"first","affiliation":[]},{"given":"M.","family":"Kinoshita","sequence":"additional","affiliation":[]},{"given":"T.","family":"Amano","sequence":"additional","affiliation":[]},{"given":"K.","family":"Dosaka","sequence":"additional","affiliation":[]},{"given":"K.","family":"Arimoto","sequence":"additional","affiliation":[]},{"given":"H.","family":"Ozaki","sequence":"additional","affiliation":[]},{"given":"M.","family":"Yamada","sequence":"additional","affiliation":[]},{"given":"T.","family":"Yoshihara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISSCC.1997.585348"},{"key":"ref2","first-page":"37","article-title":"M32Rx\/D-A single chip microcontroller with a high-capacity 4-MB internal DRAM","volume-title":"Hot Chips Conf. Record","author":"Shimizu"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISSCC.1995.535565"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/VLSIC.1996.507709"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISSCC.1996.488722"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ISSCC.1998.672380"},{"key":"ref7","first-page":"74","article-title":"An ASIC library granulate DRAM macro with built-in self test","author":"Dreibelbis","year":"1998","journal-title":"ISSCC Dig. Tech. Papers"},{"key":"ref8","first-page":"380","article-title":"A fully synchronous circuit design for embedded DRAM","volume-title":"Proc. 22nd ESSCIRC","author":"Yamazaki"},{"key":"ref9","first-page":"271","article-title":"Design methodology of the embedded DRAM with the virtual-socket architecture","volume-title":"Proc. IEEE 2000 CICC","author":"Kinosita"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/19402\/00896228.pdf?arnumber=896228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T22:20:18Z","timestamp":1742595618000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/896228\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"references-count":9,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/4.896228","relation":{},"ISSN":["0018-9200"],"issn-type":[{"type":"print","value":"0018-9200"}],"subject":[],"published":{"date-parts":[[2001]]}}}