{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T10:43:33Z","timestamp":1743590613271,"version":"3.40.2"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2001,1,1]],"date-time":"2001-01-01T00:00:00Z","timestamp":978307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2001]]},"DOI":"10.1109\/4.896225","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T18:17:23Z","timestamp":1030213043000},"page":"23-33","source":"Crossref","is-referenced-by-count":21,"title":["An image-rejecting mixer and vector filter with 55-dB image rejection over process, temperature, and transistor mismatch"],"prefix":"10.1109","volume":"36","author":[{"given":"T.","family":"Hornak","sequence":"first","affiliation":[]},{"given":"K.L.","family":"Knudsen","sequence":"additional","affiliation":[]},{"given":"A.Z.","family":"Grzegorek","sequence":"additional","affiliation":[]},{"given":"K.A.","family":"Nishimura","sequence":"additional","affiliation":[]},{"given":"W.J.","family":"McFarland","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.643665"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1995.518144"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.482196"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1995.520698"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:19890074"},{"key":"ref6","first-page":"814","article-title":"Fully integrated analog filters using bipolar-JFET technology","volume":"SC-13","author":"Tan","year":"1978","journal-title":"IEEE J. Solid-State Circuits"},{"volume-title":"Filter Theory and Design: Active and Passive.","year":"1978","author":"Sedra","key":"ref7"},{"first-page":"17","volume-title":"Phase-Locked Loops, Principles and Practice.","author":"Brennan","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.1990.112383"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.210029"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/19402\/00896225.pdf?arnumber=896225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,23]],"date-time":"2025-03-23T05:56:00Z","timestamp":1742709360000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/896225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"references-count":10,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/4.896225","relation":{},"ISSN":["0018-9200"],"issn-type":[{"type":"print","value":"0018-9200"}],"subject":[],"published":{"date-parts":[[2001]]}}}