{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:05:18Z","timestamp":1763467518969},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2000,7,1]],"date-time":"2000-07-01T00:00:00Z","timestamp":962409600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2000,7]]},"DOI":"10.1109\/4.848212","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T19:45:59Z","timestamp":1030218359000},"page":"1025-1033","source":"Crossref","is-referenced-by-count":30,"title":["2.44-GFLOPS 300-MHz floating-point vector-processing unit for high-performance 3D graphics computing"],"prefix":"10.1109","volume":"35","author":[{"given":"N.","family":"Ide","sequence":"first","affiliation":[]},{"given":"M.","family":"Suzuoki","sequence":"additional","affiliation":[]},{"given":"M.","family":"Hirano","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Endo","sequence":"additional","affiliation":[]},{"given":"S.","family":"Yoshioka","sequence":"additional","affiliation":[]},{"given":"H.","family":"Murakami","sequence":"additional","affiliation":[]},{"given":"A.","family":"Kunimatsu","sequence":"additional","affiliation":[]},{"given":"T.","family":"Sato","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kamei","sequence":"additional","affiliation":[]},{"given":"T.","family":"Okada","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759231"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759229"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.341.0059"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488714"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2000.835177"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.508263"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/40.848471"},{"key":"ref9","first-page":"-1d","article-title":"streaming simd extensions throughput and latency","year":"1999","journal-title":"Intel(R) Architecture Optimization Reference Manual"},{"key":"ref1","first-page":"106","article-title":"2.44 gflops 300 mhz floating-point vector processing unit for high performance 3d graphics computing","author":"ide","year":"1999","journal-title":"Proc ESSCIRC 99"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/18446\/00848212.pdf?arnumber=848212","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:07:28Z","timestamp":1638216448000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/848212\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,7]]},"references-count":9,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/4.848212","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2000,7]]}}}