{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,16]],"date-time":"2025-04-16T06:13:04Z","timestamp":1744783984629},"reference-count":5,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[1999,5,1]],"date-time":"1999-05-01T00:00:00Z","timestamp":925516800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1999,5]]},"DOI":"10.1109\/4.760374","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:00:39Z","timestamp":1030219239000},"page":"645-652","source":"Crossref","is-referenced-by-count":7,"title":["A 2.5-V, 72-Mbit, 2.0-GByte\/s packet-based DRAM with a 1.0-Gbps\/pin interface"],"prefix":"10.1109","volume":"34","author":[{"given":"C.","family":"Kim","sequence":"first","affiliation":[]},{"given":"K.-H.","family":"Kyung","sequence":"additional","affiliation":[]},{"given":"W.-P.","family":"Jeong","sequence":"additional","affiliation":[]},{"given":"J.-S.","family":"Kim","sequence":"additional","affiliation":[]},{"given":"B.-S.","family":"Moon","sequence":"additional","affiliation":[]},{"given":"J.-W.","family":"Chai","sequence":"additional","affiliation":[]},{"given":"S.-M.","family":"Yim","sequence":"additional","affiliation":[]},{"given":"J.-H.","family":"Choi","sequence":"additional","affiliation":[]},{"given":"K.-H.","family":"Han","sequence":"additional","affiliation":[]},{"given":"C.-J.","family":"Park","sequence":"additional","affiliation":[]},{"given":"H.-S.","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"H.","family":"Choi","sequence":"additional","affiliation":[]},{"given":"S.-B.","family":"Cho","sequence":"additional","affiliation":[]},{"given":"C. L.","family":"Portmann","sequence":"additional","affiliation":[]},{"given":"S.-I.","family":"Cho","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542308"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.210033"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.340422"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1997.623812"},{"key":"ref1","first-page":"118","article-title":"a 960 mbps\/pin interface for skew-tolerant bus using low jitter pll","author":"kim","year":"1996","journal-title":"Symp VLSI Circuits Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/4\/16453\/00760374.pdf?arnumber=760374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:07:20Z","timestamp":1638216440000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/760374\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,5]]},"references-count":5,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/4.760374","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[1999,5]]}}}