{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:41:48Z","timestamp":1694626908001},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[1998,5,1]],"date-time":"1998-05-01T00:00:00Z","timestamp":893980800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1998,5]]},"DOI":"10.1109\/4.668992","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:00:39Z","timestamp":1030219239000},"page":"770-778","source":"Crossref","is-referenced-by-count":1,"title":["400-MHz random column operating SDRAM techniques with self-skew compensation"],"prefix":"10.1109","volume":"33","author":[{"given":"T.","family":"Hamamoto","sequence":"first","affiliation":[]},{"given":"M.","family":"Tsukude","sequence":"additional","affiliation":[]},{"given":"K.","family":"Arimoto","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Konishi","sequence":"additional","affiliation":[]},{"given":"T.","family":"Miyamoto","sequence":"additional","affiliation":[]},{"given":"H.","family":"Ozaki","sequence":"additional","affiliation":[]},{"given":"M.","family":"Yamada","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.499734"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488723"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488724"},{"key":"ref5","first-page":"192","article-title":"skew minimization techniques for 256m-bit synchronous dram and beyond","author":"han","year":"1996","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref7","first-page":"378","article-title":"a 32-bank 1 gb dram with 1gb\/s bandwidth","author":"yoo","year":"1996","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"798","article-title":"digital delay lock loop and design technique for high-speed synchronous interface","volume":"e79 c","author":"okajima","year":"1996","journal-title":"IEICE Trans Electron"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.231325"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/4\/14629\/00668992.pdf?arnumber=668992","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:07:13Z","timestamp":1638216433000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/668992\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,5]]},"references-count":7,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/4.668992","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1998,5]]}}}