{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,3]],"date-time":"2025-04-03T09:42:53Z","timestamp":1743673373848},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[1995,1,1]],"date-time":"1995-01-01T00:00:00Z","timestamp":788918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1995]]},"DOI":"10.1109\/4.475705","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:26:37Z","timestamp":1030220797000},"page":"1183-1188","source":"Crossref","is-referenced-by-count":34,"title":["Low voltage circuit design techniques for battery-operated and\/or giga-scale DRAMs"],"prefix":"10.1109","volume":"30","author":[{"given":"T.","family":"Yamagata","sequence":"first","affiliation":[]},{"given":"S.","family":"Tomishima","sequence":"additional","affiliation":[]},{"given":"M.","family":"Tsukude","sequence":"additional","affiliation":[]},{"given":"T.","family":"Tsuruda","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Hashizume","sequence":"additional","affiliation":[]},{"given":"K.","family":"Arimoto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Battery operated 16 M DRAM with post package programmable and variable self refresh","author":"choi","year":"1994","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.245586"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1994.324404"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1109\/VLSIC.1993.920547","article-title":"A well-synchronized sensing\/equalizing method for sub-1.0 V operating advanced DRAM's","author":"ooishi","year":"1993","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1994.344697"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535542"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920548"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920533"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.75040"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1993.410836"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572581"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/4\/10183\/00475705.pdf?arnumber=475705","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:06:53Z","timestamp":1638216413000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/475705\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"references-count":11,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/4.475705","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1995]]}}}