{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:42:40Z","timestamp":1694626960559},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1989,1,1]],"date-time":"1989-01-01T00:00:00Z","timestamp":599616000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1989]]},"DOI":"10.1109\/4.34073","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:00:39Z","timestamp":1030219239000},"page":"928-932","source":"Crossref","is-referenced-by-count":10,"title":["A 4 Gbits\/s GaAs 16:1 multiplexer\/1:16 demultiplexer LSI chip"],"prefix":"10.1109","volume":"24","author":[{"given":"M.","family":"Ida","sequence":"first","affiliation":[]},{"given":"N.","family":"Kato","sequence":"additional","affiliation":[]},{"given":"T.","family":"Takada","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCS.1985.1113649"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el:19810647"},{"key":"ref10","first-page":"265","article-title":"A Gb\/s 16:1 multiplexer and 1:16 demultiplexer chip set with high yield and low power dissipation","author":"kameyama","year":"1987","journal-title":"Proc IEEE GaAs IC symp"},{"key":"ref6","first-page":"7","article-title":"A giga-bit-rate GaAs multi-functional LSI with half-micron gate buried p-layer SAINT FETs","author":"takada","year":"1986","journal-title":"Proc IEEE GaAs IC symp"},{"key":"ref5","first-page":"413","article-title":"Advanced GaAs SAINT FET fabrication technology and its application to above 9 GHz frequency divider","author":"enoki","year":"1985","journal-title":"Proc 17th Conf Solid State Devices and Materials"},{"key":"ref8","first-page":"79","article-title":"Monolithic 1.6 Gbits\/s 8:1 multiplexer and 1:8 demultiplexer subsystem using CDFL","author":"hickling","year":"1985","journal-title":"Proc IEEE GaAs IC symp"},{"key":"ref7","author":"tezuka","year":"1986","journal-title":"GaAs IC's for optical communication system"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051963"},{"key":"ref9","first-page":"151","article-title":"2 GHz multiplexer and demultiplexer using DCFL\/SBFL circuit and the precise Vth control process","author":"nakamura","year":"1986","journal-title":"Proc IEEE GaAs IC symp"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.1982.1131189"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/4\/1419\/00034073.pdf?arnumber=34073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:06:47Z","timestamp":1638216407000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/34073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989]]},"references-count":10,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/4.34073","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1989]]}}}