{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T08:17:02Z","timestamp":1743063422024},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1994,4,1]],"date-time":"1994-04-01T00:00:00Z","timestamp":765158400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1994,4]]},"DOI":"10.1109\/4.280692","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:00:39Z","timestamp":1030219239000},"page":"432-440","source":"Crossref","is-referenced-by-count":5,"title":["A well-synchronized sensing\/equalizing method for sub-1.0-V operating advanced DRAMs"],"prefix":"10.1109","volume":"29","author":[{"given":"T.","family":"Ooishi","sequence":"first","affiliation":[]},{"given":"M.","family":"Asakura","sequence":"additional","affiliation":[]},{"given":"S.","family":"Tomishima","sequence":"additional","affiliation":[]},{"given":"H.","family":"Hidaka","sequence":"additional","affiliation":[]},{"given":"K.","family":"Arimoto","sequence":"additional","affiliation":[]},{"given":"K.","family":"Fujishima","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1109\/VLSIC.1993.920547","article-title":"A well-synchronized sensing\/equalizing method for Sub-1.0v operating advanced DRAM's","author":"ooishi","year":"1993","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","first-page":"895","article-title":"Optimized sensing scheme of DRAM's","volume":"sc 24","author":"kraus","year":"1984","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/IEDM.1980.189744","article-title":"an analytic charge-sharing predictor model for submicron mosfets","author":"chatterjee","year":"1980","journal-title":"1980 International Electron Devices Meeting"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1990.237115"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920549"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280091"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920532"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920533"},{"key":"ref8","article-title":"A 126K Word ? 8b DRAM","author":"suzuki","year":"1984","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920548"},{"key":"ref2","article-title":"A 1.5V circuit, technology for 64Mb DRAM's","author":"makagome","year":"1990","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1989.48271"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052165"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/4\/6962\/00280692.pdf?arnumber=280692","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:06:41Z","timestamp":1638216401000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/280692\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,4]]},"references-count":13,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/4.280692","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1994,4]]}}}