{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:42:53Z","timestamp":1694626973952},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1992,4,1]],"date-time":"1992-04-01T00:00:00Z","timestamp":702086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1992,4]]},"DOI":"10.1109\/4.126545","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:00:39Z","timestamp":1030219239000},"page":"569-573","source":"Crossref","is-referenced-by-count":0,"title":["A dual-mode sensing scheme of capacitor-coupled EEPROM cell"],"prefix":"10.1109","volume":"27","author":[{"given":"M.","family":"Hayashikoshi","sequence":"first","affiliation":[]},{"given":"H.","family":"Hidaka","sequence":"additional","affiliation":[]},{"given":"K.","family":"Arimoto","sequence":"additional","affiliation":[]},{"given":"K.","family":"Fujishima","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572588"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572587"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1991.760092"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052800"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.50288"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.75045"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1990.111113"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.75043"},{"key":"ref7","first-page":"1244","article-title":"A 90-ns one-million erase\/program cycle 1-Mbit flash memory","volume":"24","author":"kynctt","year":"1989","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.34070"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.75044"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.261"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/4\/3538\/00126545.pdf?arnumber=126545","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:06:28Z","timestamp":1638216388000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/126545\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,4]]},"references-count":12,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/4.126545","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1992,4]]}}}