{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T17:03:40Z","timestamp":1775667820851,"version":"3.50.1"},"reference-count":22,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1016\/j.vlsi.2016.09.005","type":"journal-article","created":{"date-parts":[[2016,9,15]],"date-time":"2016-09-15T22:49:09Z","timestamp":1473979749000},"page":"1-14","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":18,"special_numbering":"C","title":["Reconfigurable very high throughput low latency VLSI (FPGA) design architecture of CRC 32"],"prefix":"10.1016","volume":"56","author":[{"given":"Jubin","family":"Mitra","sequence":"first","affiliation":[]},{"given":"Tapan","family":"Nayak","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/j.vlsi.2016.09.005_bib1","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1109\/30.370327","article-title":"Hardware design and VLSI implementation of a byte-wise CRC generator chip","volume":"41","author":"Sait","year":"1995","journal-title":"IEEE Trans. Consum. Electron."},{"issue":"5","key":"10.1016\/j.vlsi.2016.09.005_bib2","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1109\/90.731187","article-title":"Performance of checksums and CRCs over real data","volume":"6","author":"Stone","year":"1998","journal-title":"IEEE\/ACM Trans. Netw."},{"issue":"4","key":"10.1016\/j.vlsi.2016.09.005_bib3","doi-asserted-by":"crossref","first-page":"653","DOI":"10.1109\/26.141415","article-title":"High-speed parallel CRC circuits in VLSI","volume":"40","author":"Pei","year":"1992","journal-title":"IEEE Trans. Commun."},{"key":"10.1016\/j.vlsi.2016.09.005_bib4","doi-asserted-by":"crossref","unstructured":"T. Henriksson, H. Eriksson, U. Nordqvist, P. Larsson-Edefors, D. Liu, VLSI implementation of CRC-32 for 10 Gigabit Ethernet, in: The 8th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Malta, vol. 3, IEEE, 2\u20135 September, 2001, pp. 1215\u20131218. http:\/\/ieeexplore.ieee.org\/abstract\/document\/957433\/","DOI":"10.1109\/ICECS.2001.957433"},{"issue":"8","key":"10.1016\/j.vlsi.2016.09.005_bib5","doi-asserted-by":"crossref","first-page":"1142","DOI":"10.1109\/TVLSI.2008.2008741","article-title":"Design and implementation of a field programmable CRC circuit architecture","volume":"17","author":"Toal","year":"2009","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.vlsi.2016.09.005_bib6","doi-asserted-by":"crossref","unstructured":"J. Mitra, T.K. Nayak, Reconfigurable Concurrent VLSI (FPGA) Design Architecture of CRC-32 for high-speed data communication, in: 2015 IEEE International Symposium on Nanoelectronic and Information Systems, IEEE, Indore, India, 21\u201323 December, 2015, pp. 112\u2013117. http:\/\/ieeexplore.ieee.org\/document\/7434408\/","DOI":"10.1109\/iNIS.2015.66"},{"key":"10.1016\/j.vlsi.2016.09.005_bib7","doi-asserted-by":"crossref","unstructured":"P. Koopman, T. Chakravarty, Cyclic redundancy code (CRC) polynomial selection for embedded networks, in: International Conference on Dependable Systems and Networks, IEEE, 2004, pp. 145\u2013154. http:\/\/ieeexplore.ieee.org\/document\/1311885\/","DOI":"10.1109\/DSN.2004.1311885"},{"key":"10.1016\/j.vlsi.2016.09.005_bib8","unstructured":"G. Cook, Catalogue of Parametrised CRC Algorithms, 2010. http:\/\/reveng.sourceforge.net\/crc-catalogue\/17plus.htm#crc.cat-bits.32"},{"key":"10.1016\/j.vlsi.2016.09.005_bib9","doi-asserted-by":"crossref","unstructured":"S.G. Pestana, E. Rijpkema, A. Radulescu, K. Goossens, O.P. Gangwal, Cost-performance trade-offs in networks on chip: a simulation-based approach, in: Proceedings of Design, Automation and Test in Europe Conference and Exhibition, 2004, vol. 2, IEEE, Paris, France, 16\u201320 February 2004, pp. 764\u2013769. http:\/\/delivery.acm.org\/10.1145\/970000\/969127\/208520764.pdf","DOI":"10.1109\/DATE.2004.1268972"},{"key":"10.1016\/j.vlsi.2016.09.005_bib10","doi-asserted-by":"crossref","unstructured":"I. Kuon, J. Rose, Area and delay trade-offs in the circuit and architecture design of FPGAs, in: Proceedings of the 16th International ACM\/SIGDA Symposium on Field Programmable Gate Arrays, ACM, Monterey, CA, USA, 24\u201326 February, 2008, pp. 149\u2013158. http:\/\/www.eecg.toronto.edu\/~jayar\/pubs\/kuon\/kuonfpga08.pdf","DOI":"10.1145\/1344671.1344695"},{"issue":"3","key":"10.1016\/j.vlsi.2016.09.005_bib11","doi-asserted-by":"crossref","first-page":"354","DOI":"10.1109\/TVLSI.2003.810780","article-title":"PITIA","volume":"11","author":"Singh","year":"2003","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"4","key":"10.1016\/j.vlsi.2016.09.005_bib12","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/35.135787","article-title":"The latency\/bandwidth tradeoff in gigabit networks","volume":"30","author":"Kleinrock","year":"1992","journal-title":"IEEE Commun. Mag."},{"key":"10.1016\/j.vlsi.2016.09.005_bib13","doi-asserted-by":"crossref","first-page":"757","DOI":"10.1109\/PGEC.1966.264565","article-title":"Analysis of programs for parallel processing","volume":"5","author":"Bernstein","year":"1966","journal-title":"IEEE Trans. Electron. Comput."},{"key":"10.1016\/j.vlsi.2016.09.005_bib14","unstructured":"Altera Corporation, Quartus II Handbook Version 13.1, Technical Report, 2013.https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/hb\/qts\/archives\/quartusii_handbook_archive_131.pdf"},{"key":"10.1016\/j.vlsi.2016.09.005_bib15","unstructured":"D.E. Knuth, The Art of Computer Programming, Addison-Wesley Professional, 1998, ISBN-13: 978-0321751041. http:\/\/www.amazon.in\/Computer-Programming-Volumes-1-4A-Boxed\/dp\/0321751043"},{"issue":"11","key":"10.1016\/j.vlsi.2016.09.005_bib16","doi-asserted-by":"crossref","first-page":"1550","DOI":"10.1109\/TC.2008.85","article-title":"Novel table lookup-based algorithms for high-performance CRC generation","volume":"57","author":"Kounavis","year":"2008","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.vlsi.2016.09.005_bib17","series-title":"Advanced FPGA Design: Architecture, Implementation, and Optimization","author":"Kilts","year":"2007"},{"key":"10.1016\/j.vlsi.2016.09.005_bib18","unstructured":"Guaranteeing Silicon Performance with FPGA Timing Models, White Paper (WP-01139-1.0), 2010. https:\/\/www.altera.com\/en_US\/pdfs\/literature\/wp\/wp-01139-timing-model.pdf"},{"key":"10.1016\/j.vlsi.2016.09.005_bib19","doi-asserted-by":"crossref","unstructured":"M. Walma, Pipelined cyclic redundancy check (CRC) calculation, in: Proceedings of 16th International Conference on Computer Communications and Networks, 2007, ICCCN 2007, IEEE, Honolulu, Hawaii, USA, 13\u201316 August, 2007, pp. 365\u2013370. http:\/\/ieeexplore.ieee.org\/stamp\/stamp.jsp?arnumber=4317846","DOI":"10.1109\/ICCCN.2007.4317846"},{"key":"10.1016\/j.vlsi.2016.09.005_bib20","unstructured":"J.S. Lin, C.-K. Lee, M.-D. Shieh, J.-H. Chen, High-speed CRC design for 10 Gbps applications, in: 2006 IEEE International Symposium on Circuits and Systems, IEEE, Kos, Greece, 21\u201324 May, 2006, 4 pp. http:\/\/ieeexplore.ieee.org\/document\/1693300\/"},{"key":"10.1016\/j.vlsi.2016.09.005_bib21","first-page":"445","article-title":"A systematic approach for parallel CRC computations","volume":"17","author":"MING-DER SHIEH","year":"2001","journal-title":"J. Inf. Sci. Eng."},{"key":"10.1016\/j.vlsi.2016.09.005_bib22","doi-asserted-by":"crossref","unstructured":"H.M. Ji, E. Killian, Fast parallel CRC algorithm and implementation on a configurable processor, in: IEEE International Conference on Communications, 2002, ICC 2002, vol. 3, IEEE, New York, USA, 28 April\u20132 May, 2002, pp. 1813\u20131817. http:\/\/ieeexplore.ieee.org\/document\/997161\/","DOI":"10.1109\/ICC.2002.997161"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926016300669?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926016300669?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:19:44Z","timestamp":1759137584000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926016300669"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":22,"alternative-id":["S0167926016300669"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2016.09.005","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2017,1]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Reconfigurable very high throughput low latency VLSI (FPGA) design architecture of CRC 32","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2016.09.005","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2016 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}