{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:40:11Z","timestamp":1759138811644,"version":"3.44.0"},"reference-count":39,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[2007,2,1]],"date-time":"2007-02-01T00:00:00Z","timestamp":1170288000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2007,2,1]],"date-time":"2007-02-01T00:00:00Z","timestamp":1170288000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2007,2]]},"DOI":"10.1016\/j.vlsi.2006.02.010","type":"journal-article","created":{"date-parts":[[2006,4,28]],"date-time":"2006-04-28T07:47:52Z","timestamp":1146210472000},"page":"118-132","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":4,"title":["A new array architecture for signed multiplication using Gray encoded radix-<mml:math xmlns:mml=\"http:\/\/www.w3.org\/1998\/Math\/MathML\" altimg=\"si22.gif\" overflow=\"scroll\"><mml:msup><mml:mrow><mml:mn>2<\/mml:mn><\/mml:mrow><mml:mrow><mml:mi>m<\/mml:mi><\/mml:mrow><\/mml:msup><\/mml:math> operands"],"prefix":"10.1016","volume":"40","author":[{"given":"E.","family":"da Costa","sequence":"first","affiliation":[]},{"given":"J.","family":"Monteiro","sequence":"additional","affiliation":[]},{"given":"S.","family":"Bampi","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2006.02.010_bib1","unstructured":"E. Mussol, J. Cortadella, Low-power array multipliers with transition-retaining barriers, Proceedings of the PATMOS, 1995, pp. 227\u2013235."},{"key":"10.1016\/j.vlsi.2006.02.010_bib2","doi-asserted-by":"crossref","unstructured":"C. Wallace, A suggestion for a fast multiplier, IEEE Trans. Electron. Comput. (1964) 14\u201317.","DOI":"10.1109\/PGEC.1964.263830"},{"key":"10.1016\/j.vlsi.2006.02.010_bib3","doi-asserted-by":"crossref","unstructured":"H. Sam, A. Gupta, A generalized multibit recoding of two's complement binary numbers and its proof with application in multiplier implementations, IEEE Trans. Comput. (1990) 1006\u20131015.","DOI":"10.1109\/12.57039"},{"key":"10.1016\/j.vlsi.2006.02.010_bib4","doi-asserted-by":"crossref","unstructured":"K. Yano, et al., A 3.8-ns CMOS 16\u00d716-b multiplier using complementary pass-transistor logic, IEEE J. Solid-State Circuits (1990) 388\u2013395.","DOI":"10.1109\/4.52161"},{"key":"10.1016\/j.vlsi.2006.02.010_bib5","doi-asserted-by":"crossref","unstructured":"B. Millar, P. Madrid, E. Swartzlander, A fast hybrid multiplier combining booth and Wallace\/DADDA algorithms, 35th Midwest Symposium on Circuits and Systems, 1992, pp. 158\u2013165.","DOI":"10.1109\/MWSCAS.1992.271307"},{"key":"10.1016\/j.vlsi.2006.02.010_bib6","doi-asserted-by":"crossref","unstructured":"W. Gallagher, E. Swartzlander, High radix booth multipliers using reduced area adder trees, 28th Asilomar Conference on Signals, Systems and Computers, 1994, pp. 545\u2013549.","DOI":"10.1109\/ACSSC.1994.471512"},{"key":"10.1016\/j.vlsi.2006.02.010_bib7","doi-asserted-by":"crossref","unstructured":"B. Cherkauer, E. Friedman, A hybrid radix-4\/radix-8 low power, high speed multiplier architecture for wide bit widths, IEEE Int. Symp. Circuits Syst. (1996) 53\u201356.","DOI":"10.1109\/ISCAS.1996.541899"},{"key":"10.1016\/j.vlsi.2006.02.010_bib8","doi-asserted-by":"crossref","unstructured":"I. Khater, A. Bellaouar, M. Elmasry, Circuit techniques for CMOS low-power high-performance multipliers, IEEE J. Solid-State Circuits (1996) 1535\u20131546.","DOI":"10.1109\/4.540066"},{"key":"10.1016\/j.vlsi.2006.02.010_bib9","doi-asserted-by":"crossref","unstructured":"G. Goto, et al., A 4.1-ns compact 54\u00d754-b multiplier utilizing sign-select booth encoders, IEEE J. Solid-State Circuits (1997) 1676\u20131682.","DOI":"10.1109\/4.641687"},{"key":"10.1016\/j.vlsi.2006.02.010_bib10","doi-asserted-by":"crossref","unstructured":"C. Efstathiou, H. Vergos, Modified booth 1's complement and modulo 2n-1 multipliers, The 7th IEEE International Conference on Electronics, Circuits and Systems, 2000, pp. 637\u2013640.","DOI":"10.1109\/ICECS.2000.912958"},{"key":"10.1016\/j.vlsi.2006.02.010_bib11","doi-asserted-by":"crossref","unstructured":"A. Goldovsky, et al., Design and implementation of a 16 by 16 low-power two's complement multiplier, IEEE Int. Symp. Circuits Syst. (2000) 345\u2013348.","DOI":"10.1109\/ISCAS.2000.857435"},{"key":"10.1016\/j.vlsi.2006.02.010_bib12","unstructured":"Z. Yu, L. Wasserman, A. Willson, A painless way to reduce power by over 18% in booth-encoded carry-save array multipliers for DSP, Workshop on Signal Processing Systems, 2000, pp. 571\u2013580."},{"key":"10.1016\/j.vlsi.2006.02.010_bib13","doi-asserted-by":"crossref","unstructured":"P. Seidel, L. McFearin, D. Matula, Binary multiplication radix-32 and radix-256, 15th Symposium on Computer Arithmetic, 2001, pp. 23\u201332.","DOI":"10.1109\/ARITH.2001.930100"},{"key":"10.1016\/j.vlsi.2006.02.010_bib14","unstructured":"Y. Wang, Y. Jiang, E. Sha, On area-efficient low power array multipliers, The 8th IEEE International Conference on Electronics, Circuits and Systems, 2001, pp. 1429\u20131432."},{"key":"10.1016\/j.vlsi.2006.02.010_bib15","doi-asserted-by":"crossref","unstructured":"S. Nakamura, Algorithm for iterative array multiplication, IEEE Trans. Comput. (1986) 713\u2013719.","DOI":"10.1109\/TC.1986.1676822"},{"year":"1995","series-title":"Low-Power Digital Digital VLSI Design Circuits and System","author":"Bellaouar","key":"10.1016\/j.vlsi.2006.02.010_bib16"},{"key":"10.1016\/j.vlsi.2006.02.010_bib17","doi-asserted-by":"crossref","unstructured":"E. da Costa, S. Bampi, J. Monteiro, A new architecture for signed radix-2m pure array multipliers, IEEE Int. Conf. Comput. Des. (2002) 112\u2013117.","DOI":"10.1109\/ICCD.2002.1106756"},{"key":"10.1016\/j.vlsi.2006.02.010_bib18","doi-asserted-by":"crossref","unstructured":"E. da Costa, S. Bampi, J. Monteiro, A new architecture for 2's complement gray encoded array multiplier, IEEE XV Symposium on Integrated Circuits and Systems Design, 2002, pp. 14\u201319.","DOI":"10.1109\/SBCCI.2002.1137631"},{"key":"10.1016\/j.vlsi.2006.02.010_bib19","unstructured":"E. da Costa, J. Monteiro, S. Bampi, Power optimization using coding methods on arithmetic operators, IEEE Int. Symp. Signals Circuits Syst. (2001) 505\u2013508."},{"key":"10.1016\/j.vlsi.2006.02.010_bib20","unstructured":"K. Hwang, Computer Arithmetic\u2014Principles, Architecture and Design, School of Electrical Engineering, 1979."},{"key":"10.1016\/j.vlsi.2006.02.010_bib21","doi-asserted-by":"crossref","unstructured":"K. Pekmestzi, Multiplexer-based array multipliers, IEEE Trans. Comput. (1999) 15\u201323.","DOI":"10.1109\/12.743408"},{"key":"10.1016\/j.vlsi.2006.02.010_bib22","doi-asserted-by":"crossref","unstructured":"E. da Costa, J. Monteiro, S. Bampi, Power efficient arithmetic operand encoding, XIV Symposium on Integrated Circuits and Systems Design, 2001, pp. 201\u2013206.","DOI":"10.1109\/SBCCI.2001.953027"},{"key":"10.1016\/j.vlsi.2006.02.010_bib23","doi-asserted-by":"crossref","unstructured":"P. Meier, R. Rutenbar, L. Carley, Inverse polarity techniques for high-speed\/low-power multipliers, IEEE International Symposium on Low Power Electronics and Design, 1999, pp. 264\u2013266.","DOI":"10.1145\/313817.313942"},{"key":"10.1016\/j.vlsi.2006.02.010_bib24","doi-asserted-by":"crossref","unstructured":"P. Capello, K. Steiglitz, A VLSI layout for a pipelined Dadda multiplier, ACM Trans. Comput. Syst. (1983) 157\u2013174.","DOI":"10.1145\/357360.357366"},{"year":"1995","series-title":"Low Power Digital CMOS Design","author":"Chandrakasan","key":"10.1016\/j.vlsi.2006.02.010_bib25"},{"key":"10.1016\/j.vlsi.2006.02.010_bib26","doi-asserted-by":"crossref","unstructured":"M. Stan, W. Burleson, Low-power encodings for global communication in CMOS VLSI, IEEE Trans. Very Large Scale Integrated (VLSI) Syst. (1997) 444\u2013455.","DOI":"10.1109\/92.645071"},{"key":"10.1016\/j.vlsi.2006.02.010_bib27","unstructured":"M. Stan, W. Burleson, Limited-weight codes for low-power I\/O, IEEE International Workshop on Low Power Design, 1997, pp. 70\u201373."},{"key":"10.1016\/j.vlsi.2006.02.010_bib28","doi-asserted-by":"crossref","unstructured":"M. Stan, W. Burleson, Bus-invert coding for low-power I\/O, IEEE Trans. VLSI Syst. (1995) 49\u201358.","DOI":"10.1109\/92.365453"},{"key":"10.1016\/j.vlsi.2006.02.010_bib29","doi-asserted-by":"crossref","unstructured":"R. Murgai, M. Fujita, M. Oliveira, Using complementation and resequencing to minimize transitions, 35th Design Automation Conference, 1998, pp. 694\u2013697.","DOI":"10.1145\/277044.277219"},{"key":"10.1016\/j.vlsi.2006.02.010_bib30","unstructured":"P. Ramos, A. Oliveira, Low overhead encodings for reduced activity in data and address buses, IEEE Int. Symp. Signals Circuits Syst. (1999) 21\u201324."},{"key":"10.1016\/j.vlsi.2006.02.010_bib31","doi-asserted-by":"crossref","unstructured":"C. Su, A. Despain, A cache design tradeoffs for power and performance optimization AQ case study, IEEE International Symposium on Low Power Design, 1995, pp. 63\u201368.","DOI":"10.1145\/224081.224093"},{"key":"10.1016\/j.vlsi.2006.02.010_bib32","doi-asserted-by":"crossref","unstructured":"J. Henkel, H. Lekatsas, A2BC: adaptive address bus coding for low power deep sub-micron design, 38th Design Automation Conference, 2001, pp. 744\u2013749.","DOI":"10.1145\/378239.379058"},{"key":"10.1016\/j.vlsi.2006.02.010_bib33","unstructured":"Y. Aghaghiri, F. Fallah, M. Pedram, EZ encoding: a class of irredundant low power codes for data address and multiplexed address buses, Design, Automation and Test in Europe, 2002."},{"key":"10.1016\/j.vlsi.2006.02.010_bib34","doi-asserted-by":"crossref","unstructured":"C. Asato, C. Ditzen, S. Dholakia, A data-path multiplier with automatic insertion of pipeline stages, IEEE J. Solid-State Circuit (1990) 383\u2013387.","DOI":"10.1109\/4.52160"},{"key":"10.1016\/j.vlsi.2006.02.010_bib35","doi-asserted-by":"crossref","unstructured":"A. Wu, C. Ng, K. Tang, Modified Booth pipelined multiplication, Electron. Lett. (1998) 1179\u20131180.","DOI":"10.1049\/el:19980884"},{"key":"10.1016\/j.vlsi.2006.02.010_bib36","unstructured":"E. Sentovich, et al., SIS: a system for sequential circuit synthesis, University of California at Berkeley, UCB\/ERL\u2014Memorandum No. M92\/41, 1992."},{"key":"10.1016\/j.vlsi.2006.02.010_bib37","unstructured":"A. Genderen, SLS: an efficient switch-level timing simulator using min\u2013max voltage waveforms, VLSI Conference, 1989, pp. 79\u201388."},{"key":"10.1016\/j.vlsi.2006.02.010_bib38","doi-asserted-by":"crossref","unstructured":"T. Callaway, E. Swartzlander, Optimizing multipliers for WSI, Fifth Annual IEEE International Conference on Wafer Scale Integration, 1993, pp. 85\u201394.","DOI":"10.1109\/ICWSI.1993.255270"},{"key":"10.1016\/j.vlsi.2006.02.010_bib39","unstructured":"L. de Oliveira, E. da Costa, S. Bampi, J. Baptista, J. Monteiro, Array Hybrid multiplier versus Modified Booth multiplier: comparing area and power consumption of layout implementations of signed radix-4 architectures, IEEE International Midwest Symposium on Circuits and Systems, 2004."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926006000332?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926006000332?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:13:29Z","timestamp":1759137209000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926006000332"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,2]]},"references-count":39,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2007,2]]}},"alternative-id":["S0167926006000332"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2006.02.010","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[2007,2]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A new array architecture for signed multiplication using Gray encoded radix- operands","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2006.02.010","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2006 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}