{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,3]],"date-time":"2025-06-03T19:40:02Z","timestamp":1748979602790,"version":"3.41.0"},"reference-count":22,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1016\/j.micpro.2016.05.012","type":"journal-article","created":{"date-parts":[[2016,5,24]],"date-time":"2016-05-24T11:43:07Z","timestamp":1464090187000},"page":"241-252","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"PB","title":["A practical automated timing and physical design implementation methodology for the synchronous asynchronous interface and multi-voltage domain in high-speed synthesis"],"prefix":"10.1016","volume":"45","author":[{"given":"Mozammel","family":"Hossain","sequence":"first","affiliation":[]},{"given":"John","family":"Badar","sequence":"additional","affiliation":[]},{"given":"Jack","family":"DiLullo","sequence":"additional","affiliation":[]},{"given":"Tom","family":"Chen","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.micpro.2016.05.012_bib0001","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2014.10.001","article-title":"Synthesis based design and implementation methodology of high speed, high performing unit: l2 cache unit design","author":"Hossain","year":"2015","journal-title":"INTEGRAT. VLSI J."},{"issue":"1","key":"10.1016\/j.micpro.2016.05.012_bib0002","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/JSSC.2007.910963","article-title":"Design and implementation of the power6 microprocessor","volume":"43","author":"Stolt","year":"2008","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.micpro.2016.05.012_bib0003","series-title":"Design, automation & test in europe conference & exhibition","first-page":"1","article-title":"An efficient algorithm for multi-domain clock skew scheduling","author":"Zhi","year":"2012"},{"issue":"5","key":"10.1016\/j.micpro.2016.05.012_bib0004","doi-asserted-by":"crossref","DOI":"10.1109\/92.894162","article-title":"Interfacing synchronous and asynchronous modules within a high-speed pipeline","volume":"8","author":"Sjogren","year":"2000","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Syst."},{"issue":"3","key":"10.1016\/j.micpro.2016.05.012_bib0005","doi-asserted-by":"crossref","first-page":"294","DOI":"10.1147\/JRD.2011.2105692","article-title":"Design methodology for the IBM Power7 microprocessor","volume":"55","author":"Friedrich","year":"2011","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/j.micpro.2016.05.012_bib0006","series-title":"Low Power. Methodology Manual","first-page":"21","author":"Keating","year":"2007"},{"key":"10.1016\/j.micpro.2016.05.012_bib0007","series-title":"Routing Congestion Estimation with Real Design Constraints","first-page":"1","author":"Liu","year":"2013"},{"key":"10.1016\/j.micpro.2016.05.012_bib0008","unstructured":"G. Annsen et al, Circuit verification using computational algebraic geometry, U.S. Patent 8640065 B2, January 27, 2012."},{"issue":"1","key":"10.1016\/j.micpro.2016.05.012_bib0009","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/MDT.2004.1261846","article-title":"An integrated environment for technology closure of deep-submicron IC designs","volume":"21","author":"Trevillyan","year":"2004","journal-title":"IEEE Des. Test Comput."},{"key":"10.1016\/j.micpro.2016.05.012_bib0010","doi-asserted-by":"crossref","unstructured":"B. Tsakin, I. Kourtev, Time borrowing and clock skew scheduling effects on multi-phase level-sensitive circuits, Proceeding of the International Symposium on Circuits and Systems, pp. 617\u20136202004.","DOI":"10.1109\/ISCAS.2004.1329347"},{"key":"10.1016\/j.micpro.2016.05.012_bib0011","series-title":"The international Conference on Computer Aided Design","first-page":"801","article-title":"Multi-Domain Clock Skew Scheduling","author":"Kaushik","year":"2003"},{"key":"10.1016\/j.micpro.2016.05.012_bib0012","series-title":"Design Automation Conference (DAC)","first-page":"523","article-title":"Optimal Multi-Domain Clock Skew Scheduling","author":"Li","year":"2011"},{"key":"10.1016\/j.micpro.2016.05.012_bib0013","unstructured":"J. Badar, M. Hossain, D. Geiger, P. Villarrubia, Technique to enable multi power synthesis, U.S. Patent submitted on June 06, 2014."},{"key":"10.1016\/j.micpro.2016.05.012_bib0014","unstructured":"Synopsys Education & Support (2007, December) [Online]. Available: http:\/\/www.eda.org\/p1801\/hm\/att-0252\/LevelShifter_Syntax_V1.pdf"},{"key":"10.1016\/j.micpro.2016.05.012_bib0015","unstructured":"S. Karapetyan (2011, March 23). Low power design methods: design flows and kits [online]. Available: http:\/\/wwwmayr.informatik.tu-muenchen.de\/konferenzen\/MB-Jass2011\/courses\/2\/Karapetyan_2_presentation.pdf."},{"key":"10.1016\/j.micpro.2016.05.012_bib0016","unstructured":"P. Lee. Introduction to Low-Power Design in VLSIs [Online]. Available: https:\/\/books.google.com\/books?id=L2GHAwAAQBAJ&pg=PA163&lpg=PA163&dq=Multi+Voltage+implementation+flow+with+Synopsys+tools&source=bl&ots=f9jx7pi4ew&sig=MODzHxezuBL_45sRk_aPEbwtd5Q&hl=en&sa=X&ved=0CFAQ6AEwB2oVChMI1\u2013s0KS4yAIVilk-Ch05zgwv#v=onepage&q=Multi%20Voltage%20implementation%20flow%20with%20Synopsys%20tools&f=false."},{"key":"10.1016\/j.micpro.2016.05.012_bib0017","unstructured":"Power Forward. Verification of low power intent with CRF [Online]. http:\/\/www.powerforward.org\/media\/p\/96.aspx."},{"key":"10.1016\/j.micpro.2016.05.012_bib0018","series-title":"Interdisciplinary Engineering Design Education Conference (IEDEC)","first-page":"28","article-title":"Low power design flow based on Unified Power Format and Synopsys tool chain","author":"Gourisetty","year":"2013"},{"key":"10.1016\/j.micpro.2016.05.012_bib0019","series-title":"Power and Timing Modeling, Optimization and Simulation (PATMOS)","first-page":"45","article-title":"The semantic of the power intent format UPF: Consistent power modeling from system level to implementation","author":"Karmann","year":"2013"},{"key":"10.1016\/j.micpro.2016.05.012_bib0020","series-title":"Proceedings of the 2012 ACM\/IEEE international symposium on low power electronics and design","first-page":"67","article-title":"Commercial low-power EDA tools: a review","author":"Mehra","year":"2012"},{"key":"10.1016\/j.micpro.2016.05.012_bib0021","unstructured":"Multi-VDD Design Flow (2013, January) [Online]. Available: http:\/\/venividiwiki.ee.virginia.edu\/mediawiki\/index.php\/Multi-VDD_Design_Flow#Multi_Voltage_Design."},{"key":"10.1016\/j.micpro.2016.05.012_bib0022","series-title":"Midwest Symposium on Circuits and Systems (MWSCAS)","article-title":"Physical Design and Implementation of POWER8\u2122 (P8) Server Class Processor","author":"Mozammel","year":"2015"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933116300485?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933116300485?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,3]],"date-time":"2025-06-03T19:09:49Z","timestamp":1748977789000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933116300485"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":22,"alternative-id":["S0141933116300485"],"URL":"https:\/\/doi.org\/10.1016\/j.micpro.2016.05.012","relation":{},"ISSN":["0141-9331"],"issn-type":[{"type":"print","value":"0141-9331"}],"subject":[],"published":{"date-parts":[[2016,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A practical automated timing and physical design implementation methodology for the synchronous asynchronous interface and multi-voltage domain in high-speed synthesis","name":"articletitle","label":"Article Title"},{"value":"Microprocessors and Microsystems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.micpro.2016.05.012","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2016 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}