{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:25:35Z","timestamp":1749205535808,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540649489"},{"type":"electronic","value":"9783540680666"}],"license":[{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0055241","type":"book-chapter","created":{"date-parts":[[2006,7,27]],"date-time":"2006-07-27T08:11:44Z","timestamp":1153987904000},"page":"139-148","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["SRAM-based FPGAs: A fault model for the configurable logic modules"],"prefix":"10.1007","author":[{"given":"M.","family":"Renovell","sequence":"first","affiliation":[]},{"given":"J. M.","family":"Portal","sequence":"additional","affiliation":[]},{"given":"J.","family":"Figueras","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Zorian","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,5,27]]},"reference":[{"key":"15_CR1","doi-asserted-by":"crossref","unstructured":"S.D.Brown, R.J.Francis, J.Rose, S.G.Vranesic: Field Programmable Gate Arrays, Kluwer Academic Publishers, 1992.","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"S.M.Trimberger (ed): Field Programmable Gate Array Technology, Kluwer Academic Publishers, 1994.","DOI":"10.1007\/978-1-4615-2742-8"},{"issue":"n\u21341","key":"15_CR3","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/54.655182","volume":"15","author":"M. Renovell","year":"1998","unstructured":"M. Renovell, J.M. Portal, J. Figueras and Y. Zorian: Testing the Interconnect of RAM-Based FPGAs, IEEE Design & Test of Computer, Vol.15, n\u21341, Jan\u2013March 1998, pp. 45\u201350.","journal-title":"IEEE Design & Test of Computer"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"C. Jordan and W.P. Marnane: Incoming Inspection of FPGAs, Proc. of IEEE European Test Conference, pp. 371\u2013377, 1993.","DOI":"10.1109\/ETC.1993.246578"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"T. Inoue, H. Fujiwara, H. Michinishi, T. Yokohira and T. Okamoto: Universal Test Complexity of Field-Programmable Gate Arrays, 4th Asian Test Symposium, pp. 259\u2013265, Bangalora, November 1995, India.","DOI":"10.1109\/ATS.1995.485345"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"W.K. Huang and F. Lombardi: An Approach for Testing Programmable\/Configurable Field Programmable Gate Arrays, 14th IEEE VLSI Test Symposium, pp. 450\u2013455, Princeton, NJ, USA, May 1996.","DOI":"10.1109\/VTEST.1996.510892"},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"C. Stroud, P. Chen, S. Konala, M. Abramovici: Evaluation of FPGA Ressources for Built-in Self Test of Programmable Logic Blocks, Proc. of 4th ACM\/SIGDA Int. Symposium on FPGAs, pp. 107\u2013113, 1996.","DOI":"10.1109\/FPGA.1996.242437"},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"F. Lombardi, D. Ashen, X.T. Chen, W.K. Huang: Diagnosing Programmable Interconnect Systems for FPGAs, FPGA'96, pp. 100\u2013106, Monterey CA, USA, 1996.","DOI":"10.1145\/228370.228385"},{"key":"15_CR9","unstructured":"W.K. Huang, F.J. Meyer, N. Park and F. Lombardi: Testing Memory Modules in SRAM-based Configurable FPGAs, IEEE International Workshop on Memory Technology, Design and Test, August, 1997."},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"R.O. Durate and M. Nicolaidis: A test methodology applied to cellular logic programmable gate arrays, in R.W. Hartenstein and M.Z. Servit (eds), Lecture Notes in Computer Science, Field Programmable Logic, Springer-Verlag, pp. 11\u201322, 1994.","DOI":"10.1007\/3-540-58419-6_65"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"T. Liu, W.K. Huang, F. Lombardi: Testing of Uncustomized Segmented Channel FPGAs, Proc. of ACM Int. Symp. on FPGAs, pp. 125\u2013131, 1995.","DOI":"10.1145\/201310.201330"},{"key":"15_CR12","unstructured":"M. Renovell, J.M. Portal, J. Figueras and Y. Zorian: Testing the Configurable Logic of RAM-based FPGA, IEEE Int. Conf. on Design, Automation and Test in Europe, pp.82\u201388, Paris, France, Feb 1998."},{"key":"15_CR13","unstructured":"Xilinx: The Programmable Logic Data Book, San Jose, USA, 1994."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications From FPGAs to Computing Paradigm"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0055241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T03:09:25Z","timestamp":1736478565000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/BFb0055241"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540649489","9783540680666"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/bfb0055241","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]},"assertion":[{"value":"27 May 2006","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}