{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T16:40:11Z","timestamp":1734885611623,"version":"3.32.0"},"reference-count":11,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1995,2,1]],"date-time":"1995-02-01T00:00:00Z","timestamp":791596800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1995,2]]},"DOI":"10.1007\/bf00993135","type":"journal-article","created":{"date-parts":[[2005,1,14]],"date-time":"2005-01-14T17:55:23Z","timestamp":1105725323000},"page":"127-131","source":"Crossref","is-referenced-by-count":0,"title":["Current testing in dynamic CMOS circuits"],"prefix":"10.1007","volume":"6","author":[{"given":"J.","family":"Figueras","sequence":"first","affiliation":[]},{"given":"M.","family":"Renovell","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"No. 4","key":"CR1","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/BF00135333","volume":"3","author":"J.M. Soden","year":"1992","unstructured":"J.M. Soden, C.F. Hawkin, R.K. Gulati, and W. Mao, ?I DDQ Testing: A Review,?Journal of Electronics Testing: Theory and Applications (JETTA), Vol. 3, No. 4, pp. 5?17, December 1992.","journal-title":"Journal of Electronics Testing: Theory and Applications (JETTA)"},{"key":"CR2","doi-asserted-by":"crossref","unstructured":"K. Baker and B. Verhelst, ?I DD Testing because Zero Defect isn't enough: A Philips perspective,?Proc. of Int. Test Conf., pp. 253?254, 1990.","DOI":"10.1109\/TEST.1990.114025"},{"key":"CR3","unstructured":"R. Rodriguez, J. Segura, V. Champac, J. Figueras, and A. Rubio, ?Current vs logic testing of gate oxide short, floating gate and bridging failures in CMOS,?Proc. of Int. Test Conf., pp. 510?519, 1991."},{"key":"CR4","unstructured":"W. Maly, F.J. Ferguson, and J.P. Shen, ?Systematic Characterization of physical defects for fault analysis of MOS IC cell,?Proc. of Int. Test Conf., pp. 390?399, 1984."},{"key":"CR5","doi-asserted-by":"crossref","first-page":"1204","DOI":"10.1049\/el:19900779","volume":"26","author":"A. Rubio","year":"1990","unstructured":"A. Rubio, J. Figueras, and J. Segura, ?Quiescent current sensor circuits in digital VLSI CMOS testing,?Electronics Letters, Vol. 26, pp. 1204?1206, July 1990.","journal-title":"Electronics Letters"},{"issue":"No. 4","key":"CR6","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1007\/BF00135342","volume":"3","author":"J. Rius","year":"1992","unstructured":"J. Rius and J. Figueras, ?Proportional BIC Sensor for Current Testing,?Journal of Electronic Testing: Theory and Applications (JETTA), Vol. 3, No. 4, pp. 101?110, December 1992.","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"key":"CR7","doi-asserted-by":"crossref","unstructured":"K. Roy, M.E. Levitt, and J.A. Abraham, ?The Effect of Multiple Charge Discharge Paths on Testing of BiC-MOS Logic Circuits,?Proc. of European Design Autom. Conf., pp. 549?553, 1992.","DOI":"10.1109\/EDAC.1992.205996"},{"issue":"No. 4","key":"CR8","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1007\/BF00135343","volume":"3","author":"W. Maly","year":"1992","unstructured":"W. Maly and M. Patyra, ?Design of ICs Applying Built-In Current Testing,?Journal of Electronics Testing: Theory and Applications (JETTA), Vol. 3, No. 4, pp. 111?120, December 1992.","journal-title":"Journal of Electronics Testing: Theory and Applications (JETTA)"},{"key":"CR9","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/MDT.1985.294793","volume":"2","author":"J.P. Shen","year":"1985","unstructured":"J.P. Shen, W. Maly, and F.J. Ferguson, ?Inductive Fault Analysis of MOS Integrated Circuits,?IEEE Design and Test of Computers, Vol. 2, pp. 13?26, December 1985.","journal-title":"IEEE Design and Test of Computers"},{"key":"CR10","first-page":"3","volume-title":"Digital MOS Integrated Circuits II with applications to Processor and Memory Design","author":"M.I. Elmasry","year":"1992","unstructured":"M.I. Elmasry, ?Digital MOS Integrated Circuits: A Tutorial,?Digital MOS Integrated Circuits II with applications to Processor and Memory Design, IEEE Press, New York, 1992, pp. 3?33."},{"key":"CR11","doi-asserted-by":"crossref","unstructured":"V. Chandramouli, R.K. Gulati, R. Dandapani, and D.K. Goel, ?Bridging Faults and Their Implication to PLAs,?Proc. of Int. Test Conf., pp. 852?859, 1990.","DOI":"10.1109\/TEST.1990.114103"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00993135.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00993135\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00993135","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T16:13:48Z","timestamp":1734884028000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00993135"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,2]]},"references-count":11,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1995,2]]}},"alternative-id":["BF00993135"],"URL":"https:\/\/doi.org\/10.1007\/bf00993135","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1995,2]]}}}