{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T00:40:23Z","timestamp":1736556023432,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540450269"},{"type":"electronic","value":"9783540450313"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11867340_9","type":"book-chapter","created":{"date-parts":[[2006,9,25]],"date-time":"2006-09-25T09:06:53Z","timestamp":1159175213000},"page":"113-127","source":"Crossref","is-referenced-by-count":2,"title":["Verification of the Generic Architecture of a Memory Circuit Using Parametric Timed Automata"],"prefix":"10.1007","author":[{"given":"Remy","family":"Chevallier","sequence":"first","affiliation":[]},{"given":"Emmanuelle","family":"Encrenaz-Tiph\u00e8ne","sequence":"additional","affiliation":[]},{"given":"Laurent","family":"Fribourg","sequence":"additional","affiliation":[]},{"given":"Weiwen","family":"Xu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"9_CR1","unstructured":"HSIM Simulator Description, http:\/\/www.synopsys.com\/products\/"},{"key":"9_CR2","unstructured":"TLL Transistor Abstraction Tool description, http:\/\/www.transeda.com\/products\/"},{"key":"9_CR3","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1016\/0304-3975(94)90010-8","volume":"126","author":"R. Alur","year":"1994","unstructured":"Alur, R., Dill, D.L.: A theory of timed automata. Theoretical Computer Science\u00a0126, 183\u2013235 (1994)","journal-title":"Theoretical Computer Science"},{"key":"9_CR4","unstructured":"Baclet, M., Chevallier, R.: Timed verification of the SPSMALL memory. In: 1th International Conference Memory Technology and Development, Giens, France, pp. 1\u20132 (2005)"},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"Bozga, M., Jianmin, H., Maler, O., Yovine, S.: Verification of asynchronous circuits using timed automata. In: TPTS 2002, ENTCS, vol.\u00a065 (2002)","DOI":"10.1016\/S1571-0661(04)80468-7"},{"key":"9_CR6","volume-title":"Asynchronous Circuits","author":"J.A. Brzozowski","year":"1994","unstructured":"Brzozowski, J.A., Seger, C.-J.H.: Asynchronous Circuits. Springer, Heidelberg (1994)"},{"key":"9_CR7","unstructured":"Chevallier, R., Encrenaz-Tiph\u00e8ne, E., Fribourg, L., Xu, W.: Timing analysis of an embedded memory: SPSMALL. In: 10th WSEAS International Conference on Circuits, Athens, Greece (2006)"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"Chevallier, R., Encrenaz-Tiph\u00e8ne, E., Fribourg, L., Xu, W.: Verification of the Generic Architecture of a Memory Circuit Using Parametric Timed Automata. Technical Report LSV-06-??, Laboratory Specification and Verification (2006)","DOI":"10.1007\/11867340_9"},{"key":"9_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"312","DOI":"10.1007\/978-3-540-27864-1_23","volume-title":"Static Analysis","author":"R. Clariso","year":"2004","unstructured":"Clariso, R., Cortadella, J.: The octahedron abstract domain. In: Giacobazzi, R. (ed.) SAS 2004. LNCS, vol.\u00a03148, pp. 312\u2013327. Springer, Heidelberg (2004)"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Clariso, R., Cortadella, J.: Verification of timed circuits with symbolic delays. In: Proc. Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 628\u2013633 (2004)","DOI":"10.1109\/ASPDAC.2004.1337668"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Cousot, P., Cousot, R.: Abstract interpretation: A unified lattice model for static analysis of programs by construction or approximation of fixpoints. In: POPL, pp. 238\u2013252 (1977)","DOI":"10.1145\/512950.512973"},{"key":"9_CR12","series-title":"Lecture Notes in Computer Science","volume-title":"Automatic Verification Methods for Finite State Systems","author":"D. Dill","year":"1990","unstructured":"Dill, D.: Timing assumptions and verification of finite-state concurrent systems. In: Sifakis, J. (ed.) CAV 1989. LNCS, vol.\u00a0407. Springer, Heidelberg (1990)"},{"key":"9_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1007\/3-540-56922-7_28","volume-title":"Computer Aided Verification","author":"N. Halbwachs","year":"1993","unstructured":"Halbwachs, N.: Delay analysis in synchronous programs. In: Courcoubetis, C. (ed.) CAV 1993. LNCS, vol.\u00a0697, pp. 333\u2013346. Springer, Heidelberg (1993)"},{"key":"9_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1007\/3-540-60630-0_3","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"T.A. Henzinger","year":"1995","unstructured":"Henzinger, T.A., Ho, P.-H., Wong-Toi, H.: A User Guide to HYTECH. In: Brinksma, E., Steffen, B., Cleaveland, W.R., Larsen, K.G., Margaria, T. (eds.) TACAS 1995. LNCS, vol.\u00a01019, pp. 41\u201371. Springer, Heidelberg (1995)"},{"key":"9_CR15","doi-asserted-by":"publisher","first-page":"134","DOI":"10.1007\/s100090050010","volume":"1","author":"K. Larsen","year":"1997","unstructured":"Larsen, K., Pettersson, P., Yi, W.: UPPAAL in a Nutshell. International Journal on Software Tools for Technology Transfer\u00a01, 134\u2013152 (1997)","journal-title":"International Journal on Software Tools for Technology Transfer"},{"key":"9_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1007\/3-540-60385-9_12","volume-title":"Correct Hardware Design and Verification Methods","author":"O. Maler","year":"1995","unstructured":"Maler, O., Pnueli, A.: Timing analysis of asynchronous circuits using timed automata. In: Camurati, P.E., Eveking, H. (eds.) CHARME 1995. LNCS, vol.\u00a0987, pp. 189\u2013205. Springer, Heidelberg (1995)"},{"key":"9_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"204","DOI":"10.1007\/978-3-540-40903-8_17","volume-title":"Formal Modeling and Analysis of Timed Systems","author":"R. Ben Salah","year":"2004","unstructured":"Ben Salah, R., Bozga, M., Maler, O.: On timing analysis of combinational circuits. In: Larsen, K.G., Niebert, P. (eds.) FORMATS 2003. LNCS, vol.\u00a02791, pp. 204\u2013219. Springer, Heidelberg (2004)"},{"key":"9_CR18","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1007\/s100090050009","volume":"1","author":"S. Yovine","year":"1997","unstructured":"Yovine, S.: KRONOS: A verification tool for real-time systems. International Journal on Software Tools for Technology Transfer\u00a01, 123\u2013133 (1997)","journal-title":"International Journal on Software Tools for Technology Transfer"}],"container-title":["Lecture Notes in Computer Science","Formal Modeling and Analysis of Timed Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11867340_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T23:58:08Z","timestamp":1736553488000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11867340_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540450269","9783540450313"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/11867340_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}